File:Testbench.png

Uploaded by Jacques-Olivier
Upload date 2017-07-13T21:55:53Z
MIME type image/png
Dimensions 3054 × 1935 px
File size 243.7 KB

Summary

Description
Français : Un Testbench d'un compteur en verilog permet de contrôler la simulation du compteur, notamment d'imposer l'état des sorties.
Date
Source Own work
Author Jacques-Olivier Klein

Licensing

I, the copyright holder of this work, hereby publish it under the following license:
w:en:Creative Commons
attribution share alike
This file is licensed under the Creative Commons Attribution-Share Alike 4.0 International license.
You are free:
  • to share – to copy, distribute and transmit the work
  • to remix – to adapt the work
Under the following conditions:
  • attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
  • share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

24 October 2016

image/png

249,510 byte

1,935 pixel

3,054 pixel

8842f4f6683a29e1d3b2dc8c741cf96fc31c1c7c

Category:CC-BY-SA-4.0 Category:Electronic diagrams Category:Field-programmable gate arrays Category:Self-published work Category:Simulation Category:Verilog